1

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Michael I. Catherwood

Serial No.:

09/870,711

Filing Date:

June 1, 2001

Group Art Unit:

Examiner: (\_ MAR 2 3 20

avid H. Malzahn

Title:

MAXIMALLY

**NEGATIVE** 

**SIGNED** 

FRACTIONAL NUMBER MULTIPLICATION

MAIL STOP - RCE Commissioner of Patents P.O. Box 1450 Alexandria, VA 22313-1450 I hereby certify that this Information Disclosure Statement is being deposited with the United States Postal Service as Express Mail EV351286597US addressed to: Mail Stop RCE, Commissioner of Patents, Alexandria, VA 22313-1450, on March 23, 2005.

Adesewa Faleti

Dear Sir:

## INFORMATION DISCLOSURE STATEMENT

Applicant respectfully requests, pursuant to 37 C.F.R. §§1.56, 1.97 and 1.98, that the references listed on the attached PTO-1449 form be considered and cited in the examination of the above-identified application. Copies of the references are enclosed for the Examiner's convenience. Furthermore, pursuant to 37 C.F.R. §§1.97 (g) and (h), no representation is made that these references are material to the patentability of the present application.

Applicant believes no fees are due at this time, however, the Commissioner is hereby authorized to charge any fees required to Deposit Account No. 50-2148 of Baker Botts L.L.P.

Respectfully submitted,

BAKER BOTTS L.L.P.

Attorneys for Applicant

Bruce W. Slayden I

Reg. No. 33,790

Date: March 23, 2005

Correspondence Address:

Customer Number 31625

512.322.2606

512.322.8306 (Fax)



Page 1 of 2 Application No. Applicant(s) PTO-1449 Catherwood 09/870,711 ดรักษากละเดก Disclosure Citation Group Art Unit Filing Date Docket Number n Application 2124 June 1, 2001 068354.1446 MAR 2 3 2005 **U.S. PATENT DOCUMENTS** MADEN **SUBCLASS FILING DATE** DOODMENT NO. **CLASS** DATE NAME 340 347 1/24/74 12/30/75 Maida 3930253 200 9/29/80 4408274 10/4/83 Wheatley et al. 364 В. 200 11/27/85 11/24/87 Kloker 364 C. 4709324 530 6/12/89 708 7/31/90 Ishida et al. D. 4945507 650 10/13/92 5386563 1/31/95 Thomas, deceased 395 Ε. 326 98 4/8/94 5450027 9/12/95 Gabara F. 11/8/95 327 108 10/1/96 Reents et al. G. 5561384 9/12/95 395 560 4/22/97 Clarke 5623646 H. 734 8/3/95 395 12/23/97 Jaggar 5701493 3/27/97 200 713 10/26/99 Golan 5974549 713 36 2/7/97 4/25/00 North et al. 6055619 K. 712 223 12/2/98 6282637 8/28/01 Chan et al. 260 4/30/01 710 6694398 2/17/04 Zhao et al. M. 711 202 6/1/01 4/27/04 Grosbach et al. 6728856 N FOREIGN PATENT DOCUMENTS TRANSLATION **CLASS SUBCLASS** COUNTRY DOCUMENT NO. DATE YES NO 001/82 Х **H03M** 01037124 A 2/1989 JP (w/abstract) 0 EP G06F 9/26 Х 8/11/93 0 554 917 A2 P. 15/78 Х G06F 96/11443 4/18/96 WO Q 9/30 Х G06F EP 0 855 643 A1 07/29/98 R. Х 12/04/00 EP G06F 9/32 0 992 888 S. NON-PATENT DOCUMENTS - DOCUMENT (Including Author, Title, Source, and Pertinent Pages) Moon B I et al.: "A 32-bit RISC Microprocessor with DSP Functionality: Rapid Prototyping" IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Institute of Т. Electronics Information and Comm. Eng. Tokyo, JP, vol. E84-A no. 5, pages 1339-1347, XP001060025 May 2001 ISSN: 0916-8508 Turley J: "Balancing Conflicting Requirements When Mixing RISC, DSPs" Computer Design, Pennwell Publ. Littleton, Massachusetts, IS, vol. 37, no. 10, pages 46, 48, 50-53, XP000860706 ISSN:0010-4566 October 1998 Levy M: "Microprocessor and DSP Technologies Unite for Embedded Applications" EDN Electrical Design News, Cahners Publishing Co., Newtown Massachusetts, US, no. Europe, pages 73-74, 76, 78-V.

DATE CONSIDERED **EXAMINER** 

2 March 1998

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.

80, XP000779113 ISSN: 0012-7515

PTO-144	19			Application No.		Applicant(s)					
IPE				09/070,711		atherwood					
Information Disclosure Citation				Docket Number Group Art Unit		Jnit	Filing Date				
R 2 /3 2005	75\ III ali Applici	068354.1446		2124 J		June 1, 2001					
U.S. PATENT DOCUMENTS											
PRADEMARY	DOCUMENT NO.	DOCUMENT NO. DATE		NAME CL		CLASS	LASS SUBCLASS		FILING DATE		
Α											
В.					_						
C.							•				
D.											
E.											
F.											
G.							-		<u>.</u>		
FOREIGN PATENT DOCUMENTS  OLAGO QUEOLAGO TRANSLATION											
	DOCUMENT NO.	DATE		COUNTRY		CLASS	S SUBCLASS		YES	NO	
H.	0 992 889	12/14/00		EP		G06F	9/32		X		
1											
J.											
NON-PATENT DOCUMENTS - DOCUMENT (Including Author, Title, Source, and Pertinent Pages)											
К.	Intel, Pentium Processor Family Developer's Manual, Volume 3: Architecture and Programming Manual, , Pages 3-1, 3-2, 3-15, 14-1 to 14-30, 18-7, and 25-289 to 25-292									995	
L.	Intel, Embedded Intel486 Processor Family Developer's Manual, pgs. 2-2, 3-17, 3-37, 4-5, 4-6, 10-1 to 10-12, 12-1 to 12-10								10/1997		
M.	Moore, M "Z80 Family Interrupt Structure". Barleywood (online), retrieved from the internet <u> VRL: http://www.gaby.de/z80/1653.htm&gt;</u>								1997		
N.	PCT Search Report based on PCT/US02/16706, 6 pages								Mailed 9/27/02		
0.	PCT Search Report based on PCT/US02/16705, 7 pages								Mailed 9/9/02		
P.									Mailed 10/18/02		
Q.	TOT Occarent report Based Strift City Color 1, 1925										
R.	Weaver et al. SPARC International, Inc. "The SPARC Arcitecture Manual", Version 9, pp. xiv, 137,									1994-2000	
S.	Free On-Line Dictionary of Computing (FOLDOC). htp://wombat.doc.ic.ac.uk/foldoc/ Search term:								1995		
program counter, 1 page  EXAMINER						E CONSIDERI	ED		<u>'</u>		
EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.											